High Speed Input/Output Board

Logic Drawings

HSIO Board

- 1. HSIO0 -
- this page 2. pHSIO01 drawings of fuses
- HSIO02.silv -Display controller parts list
- Display controller parts list 4. HSIO03.sily -5. HSIO04.silv -Disk controller parts list
- 6 HSIO05.sily -Disk controller parts list
- 7. HSIO06.sily -Stichweld layout
- 8. HSIO07.sily proposed PWB layout

Display Controller

- 1. HSIO22 51 MHz Clock Dividers and ECL Terminators
- 2. HSIO23 Cycles, Clicks and Display counter
- 3. HSIO24 Display Output Machine and Control register 4. HSIO25 Data FIFO and Border Register
- 5. HSIO26 Control FIFO Data Path
- 6. HSIO27 Read Machine; Word Counter & End Conditions 7. HSIO28 LCAS & LRAS' Generation
- 8. (p/s)HSIO29 Discretes, Connectors

Disk Controller

- Control and Write Data registers 8. HSIO47 -
- 9. HSIO48 -Status / Test Multiplexer, ReadData Register
- 10. HSIO49 -Service Request, Overrun and Word Status Buffer
- 11. HSI050-Serializer / DeSerializer
- 12. HSIO51 -Field/ Word Machine
- MFM Encoding, Pre-Compensation and Address Mark Gen. 13. HSIO52 -
- Disk Output Buffers and Drivers 14. HSIO53-
- 15. HSIO54 -Logic for Phase Decoder
- 16. HSIO55-Disk Input-Buffers and Receivers
- 17. HSIO56-Miscellaneous Input Clocks and Multiplexing
- 18. HSIO57 -Data Separator and Address Mark Detection
- 19. HSIO58 -Input Multiplexer
- 20. sHSI059 -Disk Cables Connections for stichweld card
- 21. pHSIO59-DiskCables, Terminators for PWB card
- Discrete Phase Decoder Oscillator, Stichweld version 22. sHSIO60 -Discrete Phase Decoder Oscillator, PWB version
- 23. pHSIO60-
- Discrete Phase comparator, Stichweld Version 24. sHSIO61 -25. pHSIO61 -Discrete Phase comparator, PWB version

Other Documentation

This file is in:

[Iris]<Workstation>HSIO>HSIO-Rev-R.press

[Iris]<Workstation>HSIO>HSIO-R.dm [Iris]<Workstation>HSIO>HSIO-R.wl

[Iris]<Workstation>HSIO>DDC-Rev-R.DocDm [Iris]<Workstation>HSIO>DDC-Rev-R.press

[IRIS]<Workstation>HSIO>Proms>DDCProms-Rev-A.dm

[Iris]<Workstation>HSIO>WSD-Rev-C.DocDm [Iris] (Workstation) HSIO) WSD-Rev-C.press

[Iris]<Workstation>HSIO>Proms>DisplayProms-Rev-A.dm

All logic drawings in Press format

All design Automation info about HSIO board

Wirelist for this rev of HSIO board

Disk Documentation in Sil and Bravo formats


All Disk Documentation in Press format

Disk Prom Programs

Display Documentation drawings, Timing Diagrams All Display Logic, Timing diagrams in Press format

Display Prom Programs

	XEROX	Project	Reference	File	Designer	Rev	Date	Page
	SDD		High Speed I/O Board	sHSIO00.sil	Crane, Davies	R	10/22/80	0
1						<u> </u>	V 1951	



Note: The prefix #% in front of chip position causes the chip to be wired upside down in socket. This prevents cutting of ground connections on stitchweld card.

The suffix! prevents Route from attempting automatic terminator assignment since DO stitchweld card has none defined. Subnet wiring order for a net is done by appending to the net name.

Subnet wiring order for a net is done by appending to the net name a! followed by the wiring sequence number of the node in the net. Automatic terminator assignment is inhibited by use of! as the last character in the character string of the net. This must occur after the subnet feature if it is also being used.

MC102 # %c16d


S04


i10e


GND


>0 10 PullUp

XEROX	Project		File	Designer	Rev	Date	Page
SDD	ws	51 MHz Clock Dividers	sHSIO22.sil	Crane	R	10/22/80	22











Γ	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	ws	Control FIFO Data Path	sHSIO26.sil	Crane	R	10/22/80	26
	18 Far 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							Name and Address of the Owner, where the Party of the Par




Common gate input to this 10124 is connected to InhibitRead'. 3.7 F/P 12 TC3!1 TC3:5 MC176 14 TD7!1 LastTick'!3 Full!1 MC124 VCC LastTick'!4 10 # %c14c # %d15f 0 - Page # %f14c MC102 1 - Full TD7:5 MC125 TTLLastTick 3.5 # %f13a Full!5 10 # %d17b preRAS!5 14TA4!1 Q 2 MC131 D Full is set during last D O Vbbf13! preLRAS!5 tick if next access RCE'!5 #%b14a В is a full access. preLRAS!1 51MHz!12 5₹ Q 5 TA4!5 7 S 0.2MC231 # %d18a <u>TA5!5 6</u> Full!7 11 51MHz!4 6 LRAS-LCAS Counter TB5!1 TA5!1 10, MC102 5.5 LastTick'!1 # %c16c %c18b CO CO 14 Ct.0!1 HO 15 Ct.1!1 10 DO TB5!5 Н1 pLRAS RAS' output D2 H2 ECL1 changes at 2 LRAS or before **S37** 105 F16 RCtrPE'! preDisp/Proc.13 end of tick7. SB PF: c19a 5 C MRCE 2.5 # %c15a # %d17f 13 12 6 51MHz!18 # %d17c preCAS'!5 15 TB10:1 D Q preLCAS'!5 Ct. 1!5 RCE'!1 VCC MC102 4 RCE' goes low during 5.3 # %c14a counts 6,7,14, & 15. MC176 TB10!5 13 TB6!1 MC125 Only counts 6 & 15 Ct.2!5 77 are important. TA6!5 #%c18a # %c14b TB6!5 Vbbc18! 10 n TA6!1 LastTick'!5 PPLC!1 MC231 PPLC!5 015 MC131 6 MC104 Ct.0!5 51MHz'!5 %d18b PPLC is high # %d13b #%b14b pLCAS Q during counts R preLCAS'!1 LastTick'!5 5 8 to 14. С R Q' 14 13 c19b RCtrPE'!1 LCAS 106 <u>_6</u> MC104 CountReset'!3 13 # %d13a 4.2 PD/P DCASDIY' Goes high during MC176 13 TD11!1 11 MC176 14 TD12!1 12 MC176 15 TA1!1 preLCAS'!1 TA1!5 click4 cycle 3 # %c18c #%b15g Changes 25-45 # %b15e nS after 51 MHz cycle boundary CountReset'!1 at end of tick7 MC102 PD/P 4 StartRead'!1 StartRead'!2 15 Full!1 MC176 MC124 %c14d 2#%f14a InhibitRead' # %d15h a19c 9 **S37** DCAS' 8, 51MHz!20 VCC LastTick'!2 TC7!1 EndRndRead' 7 MC124 T<u>B11!2</u> 1 TB11!1 MC102 Mode change on Click Boundaries Only Goes low during last %f14b access of round. Common gate input _D \bar{s} SetUp!1 D Q 15 to this 10124 is MC131 3 Disp/Proc. connected to InhibitRead'. 066 CountReset'!2 #%b13a b13b preDisp/Proc.'!5 # %c18d TB7!1 51MHz!14 С Q R Tick7'!5 TC6!5 TB7!5 TC6!1 TB9!1 preDisp/Proc.'!1 ECLCycle3'!7 5 MC103 MC176 MC176 # %d15b # %d15c # %d14a Terminators are shown on the clock page. File **XEROX** Project Designer Rev Date Page sHSIO28.sil SDD LCAS & LRAS' Generation WS Crane R 10/22/80 28


This is a platform of discretes used to filter the video, Hsync and VSync' signals




The connector is a 15 pin Female D connector located on the bottom edge of the card. The pin numbers shown are the actual pin number + 750.




XEROX		Dandelion Display Controller	File	Designer	Rev	Date	Page
	Dandelion	Discretes, Connectors for	sHSIO29.sil	Crane, Davies	R	10/22/80	29
SDD		Stichweld <u>controller</u>					



30





	C				
TC1 2! 1 TC2 2! 2 TC3 9! 3 ECLRAS' 9! 4 TC5 9! 5 TC6 9! 6 TC7 9! 7	RD1 RD2 RD3 RD4 RD5 RD6 RD7 = GND	V16 = VCC RD14 RD13 RD12 RD11 RD10 RD9 RD8	GA 15 14 13 12 11 10 9	Tick56'!9! RCE'!9! Ct.0!9! Ct.1!9! Ct.2!9! StartRead'!9! TC9!9!	

D

				,	
LdSR'!9! TE2!9! TE3!9!	1 2 3	RDI RD1 RD2	V16 <i>= VCC</i> RD14	GND 15	DByte.1!9! DByte.2!9!
Blank':9! PVid!9!	4 5	RD3 RD4 RD5	RD13 RD12	13	DByte.3!9! DByte.4!9!
LdWrd'!9! 51MHz!32!	6 7	RD6 RD7	RD11 RD10 RD9	11 10 9	DByte.5!9! DByte.6!9! DByte.7!9!
	VEE	= GND # %	RD8 g11	-	DDyte.1.0.

Ε


Termination Packages A, B, C. D, E above are 100 ohm termination to -2 V Allen-Bradley part no. 316E161261

Pin 16 on each termination package is connected to GND and Pin 8 to VEE (-5.2 V). This is done on pWSD09.sil and sWSD09.sil where there is more room. This connection make the termination compatible with normal ECL power rules.


Note:

The prefix #% in front of chip position causes the chip to be wired upside down in socket. This prevents cutting of ground connections on stitchweld card.
The suffix! prevents Route from attempting automatic terminator assignment since DO stitchweld card has none defined. Subnet wiring order for a net is done by appending to the net name a! followed by the wiring sequence number of the node in the net. Automatic terminator assignment is inhibited by use of! as the last character in the character string of the net. This must occur after the subnet feature if it is also being used.


XEROX	Project		File	Designer	Rev	Date	Page
SDD	WS	ECL Terminators	sHS1032.sil	Crane	R	10/22/80	32
S. B. WHATELE S. L. S. L				1. 6 July 18 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		32 sec. 100	The state of the s




XEROX	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
SDD	Dandelion	Control and Write Data Regs.	sHSIO47.sil	Davies	R	10/22/80	47
							<u> </u>




XEROX	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
SDD	Dandelion	Status/Test Mux, ReadData Reg	sHSIO48.sil	Davies	R	10/22/80	48
						Printer Continues and Continue	



SerialNRZ Shift Register and Error Checking





Γ	XEROX	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
١	SDD	Dandelion	Serializer/DeSerializer	sHSIO50.sil	Davies	R	10/22/80	50
_							50 to 10 to	




Using an S74 instead of the LS273 speeds up WordBoundry' so it will change before the RawCRCError indicator from the 9401 CRC Checker. This allows us to latch the CRCError signal directly using WordBoundry'. The RawCRCError signal is too slow to latch into the Word Status buffer register using NRZClock'. There is then a race between WordBoundry' and RawCRCError after NRZClock rises. Using the faster S74 here ensures WordBoundry' wins.

XEROX	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
SDD	Dandelion	Field and Word State Machine	sHSIO51.sil	Davies	R	10/22/80	51







VEDOV	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
XEROX	Dandelion	MFM Encoding, PreComp,	sHSIO52.sil	Davies	R	10/22/80	52
SDD		Address Mark Generation				San Server / San Server	




XEROX SDD Project Dandelion Disk Controller Disk Output Buffers, Drivers Pile SHSI053.sil Davies R 10/22/80 53



1	VEDOV	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
ı	XEROX SDD	Dandelion	Phase Decoder Logic	sHSIO54.sil	Davies	R	10/22/80	54
							a page the an aming every species.	




1	XEROX	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
Ì	SDD	Dandelion	Input Buffers and Receivers	sHSIO55.sil	Davies	R	10/22/80	55
ı								<u></u>




We note that AdrMkCnt.4 ceases to be active when TransferEnable drops. A clock is needed to start a write operation, so SA1NRZClock is set to the always active SA1WrNRZClock as soon as WriteEnable goes active. To ensure the DWriteEnable shift regiter delay is cleared, we keep SA1NRZClock set to SA1WrNRZClock until DWriteEnable goes lo.

VEDOV	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
XEROX	Dandelion	Misc. Input Clocks and Mux.	sHSIO56.sil	Davies	R	10/22/80	56




	XEROX	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
İ	SDD	Dandelion	Data Sep. and Addr Mk Detect.	sHSI057.sil	Davies	R	10/22/80	57
1								




VEDOV	Project	Dandellon Disk Controller	File	Designer	Rev	Date	Page
XEROX SDD	Dandelion	Input Multiplexer	sHSI058.sil	Davies	R	10/22/80	58
			N. Carlotte	The second secon	L.,	San	the property of


The 50 pin cable to the SA1000 drive has been reduced 10 37 lines so the 37 pin connector on the stichweld board may be used.
The connector on the stichweld board is a 37 pin female in the TOP position. Its pins are numbered 101-137 Signals not referenced on the drive's 50 pin cable are not connected to the stichweld poard.



In addition, GND to pins 1,23, 25,27 29, 31 and 45 of 50 conductor cable


* Breaks in consecutive numbering





VEDOV	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page
XEROX	Dandelion	Discrete Phase Comparator	sHSIO60.sil	Davies	R	10/22/80	60
				S. S		magnification of the	rest to Manager

P100,



_									_
	XEROX	Project	Dandelion Disk Controller	File	Designer	Rev	Date	Page	l
l	SDD	Dandelion	Testability Signals	sHSIO62.sil	Davies	R	10/22/80	62	l
L									L